SoC 白盒IP设计

Visit us at Bluetooth Asia

May 23 - 24 Shenzhen

USB 3.0 Hub controller IP



The USB 3.0 Hub controller is a highly configurable core and implements the USB 3.0 Hub functionality that can be interfaced with third party USB 3.0 PHY’s. The Hub Controller core can be configured to support up to 15 downstream ports and the core supports all USB 3.0 defined power states. The design is carefully partitioned to support standard power management schemes. Optionally, it can be configured to manage power mode transitions of the controller and the USB 3.0 PHY for aggressive power savings required for bus powered hubs.

The controller’s simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and most importantly, the target technology. GDA solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications.


  • Compliant with USB3.0 Specification Version 1.0
  • Configurable number of downstream ports
  • Configurable Core Frequency
  • Configurable Internal datapath width: 32, 64, or 128 bits
  • Compliant with standard USB 3.0 PHY Interface
  • Configurable PHY Interface width: 8, 16, or 32 bits
  • Efficient buffering scheme for forwarding packets through hub with minimal latency
  • Supports Bus and Self Powered Hub implementations
  • USB 3.0 low power states support
  • Support for various Hardware and Software Configurability regarding Core characteristics
  • Register Interface for internal Register Access
  • Support of Hardware and Software Configurability
  • Configurable Buffer sizes
  • Configurable shared buffers or per port buffers
  • Configurable number of Downstream Ports
  • Benefits

  • Highly modular and configurable design
  • Layered architecture
  • Fully synchronous design
  • Supports both sync and async reset
  • Clearly demarked clock domains
  • Software control for key features
  • Master and slave loop backs for debug
  • Aggressive power management
  • Deliverables

  • Design RTL Code
  • Verification Environment
  • Tests suites
  • Synthesis Environments & scripts
  • Design Guide
  • Verification Guide
  • Synthesis Guide

T2M提供高质量的已验证IP,包括各种模拟/混合信号,RF,数字和SW系统的解决方案。可用于通信,消费类电子和计算机产品的关键组成部分,包括IoT系统,可穿戴设备,蜂窝电话,平板电脑,M2M,RCU,机顶盒,电视机,DVD播放器和PC芯片组。 无论是fab工厂的工艺 /节点的移植还是特定的系统功能,T2M所提供的IP可以进行设计定制化修改以适合客户的具体要求。