SoC White Box IPs

Visit us at Bluetooth Asia

May 23 - 24 Shenzhen

Charge Pump PLL IP

개요특징Datasheet 요청하기

Description

This Charge Pump PLL is designed in CMOS LP technology, using seven metallization levels.

These voltage pulses are converted to current pulses in the Charge Pump. These current pulses charge or discharge the Loop Filter to generate the control voltage for the VCO. The VCO generates a frequency (FVCO) proportional to this control voltage. This frequency is then divided by the Loop Frequency Divider, to generate FBCLK.

1467182555pll_300


Features

  • Input frequency (MHz): 19.2-40MHz
  • VCO frequency: 1500-3000MHz
  • Output frequency: PHI: 23.4375-1500MHz
  • Uses LVT and SVT devices in GO1 and SVT25 devices in GO2
  • Area: 0.1788 mm2 (Target) (X = 208 m, Y =860 m)
  • Maximum power: 15.22 mW
  • Fractional mode supported
  • Seven metal level technology used for design:

  • 4X (thin) metals
  • 0Y (intermediate) metals
  • 2Z (thick) metals
  • Applications

  • Used in frequency synthesis applications
  • Deliverables

  • Detailed Specification and Integration guide
  • LEF abstract
  • GDSII layout and Mapping files
  • LVS compatible netlist
  • Verilog-A Model
다음 양식을 작성하고받은 편지함에 제품 데이터 시트를 가져 오십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.