SoC White Box IPs

Visit us at Electronica

Nov 13-16 Munich

Display Port 1.4 Rx controller IP

개요특징Datasheet 요청하기

Supported DP Standard:

    • eDP ver 1.4a, DP ver 1.3and HDCP rev 1.3

Supports 1 and 2 lanes main link:

    • Supports both Default and Enhanced Framing Mode Supports only SST mode
    • Supports only video packet
    •  Supports 18/24 bit RGB digital video output format
    •  Master I2C interface for DDC connection
    • Interface to external HDCP key storage
    • Configuration registers programmable via SPI interface



    • eDP version 1.4a compliant receiver
    • Consists of two main link channels and one AUX channel Supports 1.62Gbps (RBR) to 5.4Gbps (HBR2) bit rate
    • Supports main link operation with 1 or 2 lanes
    • Integrated 100-ohm termination resistors with common-mode biasing
    • Integrated equalizer with tunable strength
    • Configurable analog characteristics
    • CDR bandwidth
    • Equalizer strength
    • Terminator resistance
    • BGR voltage
    • Regulator voltage
    • Support PLL test and internal analog signal monitor
    • 1.8V/0.9V power supply
    • Support TSMC 28nm process


    • Verilog RTL or netlist source code of LINK controller.
    • Abstracted timing models for synthesis and STA
    • Timing constrains for synthesis and physical layout
    • Behavioral Verilog Model, simulation test bench, run control scripts, and test stimuli
    • Physical design database
    • Integration guidelines
    • Reference software sample code
다음 양식을 작성하고받은 편지함에 제품 데이터 시트를 가져 오십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.