SoC White Box IPs

LTE Cat0 1 UE Modem IP

개요특징Datasheet 요청하기

Description

The design interfaces to an external Analog to Digital converter, which receives the analog signal from the external RF tuner. The included frequency correction can compensate for 500KHz frequency offsets for up to 20MHz channel bandwidth. The timing correction can correct mismatches as large as 50ppm.

The demodulator is designed to be used together with an RF tuner, and an analog to digital converter. The system has an internal state machine to control its operation, and can be configured by an external processor via the AXI interface.

Features

  • LTE, Release 9 compliant CAT 0/1 PHY
  • Supports IF input
  • Flexible channel BW (1.4, 3, 5, 10, 15, 20) MHz
  • Modulation (QPSK, 16QAM, 64QAM)
  • PUSCH transmission:
  • Frequency hopping (Type 1, Type 2)
  • Data and control multiplexing (UL-SCH alone, UL-SCH multiplexed with UCI, UCI alone)
  • UCI (CQI, PMI, RI, ACK/NACK)
  • PUCCH transmission:
  • Format 1, Format 1a, Format 1b, Format 2, Format 2a, Format 2b
  • ACK/NACK
  • Random Access Preamble (Format 0, Format 1, Format 2, Format 3)
  • UL RS (PUSCH, PUCCH)
  • UL SRS (Transmission and hopping procedures for UL SRS in normal subframe)
  • CP length (Normal, Extended)
  • Primary Sequence Synchronization PSS (Primary Cell ID detection and initial timing synchronization)
  • Secondary Sequence Synchronization SSS (Secondary Cell ID detection and subframe synchronization)
  • CP Type detection (Normal, Extended)
  • PDCCH reception:
  • Blind decoding of PDCCH (UE specific search space, Common search space)
  • DCI parsing (all formats)
  • Monitored RNTI’s on PDCCH (All)
  • PDSCH reception:
  • TM 1 (Single antenna port 0)
  • DL RB allocation (Type 0, Type 1, Type 2 localized)
  • HARQ (supported)
  • Channel Estimation (Ver. 0) Flat fading only
  • Time tracking
  • Frequency tracking
  • Measurements (supported)
  • Parallel and Serial outputs
  • Register File port (Slave) to external processor
  • Applications

  • Machine to Machine communications
  • Wireless sensor networks
  • Deliverables

  • Synthesizable Verilog
  • System Model (Matlab) and documentation
  • Verilog Test Benches
  • Documentation
  • FPGA testing environment

밑의 서식을 작성해주십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.