SoC White Box IPs

USB3.0 PCIe3 SATA3 Combo PHY IP

개요특징Datasheet 요청하기

Description

The MiPHYA c4.0 macrocell is extracted from production chips, it implements the lower (physical) layer protocols of the following standards:
  • USB 3.0 SuperSpeed
  • PCI-e 3.0
  • SATA gen1/2/3

Data transmission and reception are provided over a dual differential pair CABLE. The TX (transmit) and RX (receive) serial channels operate plesiochronously (NRZ). The macro-cell can be used in Host or Device applications.

Features

  • Serial transceiver (physical layer)
  • Serializer and deserializer
  • Direct support for USB3.0 SuperSpeed at 5.0 Gbit/s
  • Direct support for 6.0 Gbit/s SATA
  • 2.5 and 5.0 Gbit/s PCI Express operation
  • Embedded oscillator
  • High-performance PLL
  • 20-bit parallel interface
  • SSC modulation
  • Comma detect to provide word alignment of incoming serial stream
  • Requires DC-balanced encoding scheme
  • Integrated impedance adaptation to transmission line characteristics
  • Serial TX buffer with programmabl amplitude, pre-emphasis and slew rate
  • OOB signaling
  • JTAG test access port allows Internal loop-back for self-test
  • Random pattern auto-test
  • 1.1 V power supply -5 / +10%
  • 1.8 or 2.5 V power supply +/- 10%
    • Integrated BIST allows:
  • Self test of the macrocell in loop back mode at Gigabit rate on production testers
  • Self test of the macrocell at system level, either in internal/external loop back mode or between different chips in transmission mode
  • Applications

  • USB 3.0 SuperSpeed
  • PCI-e 3.0
  • SATA gen1/2/3 Transmission schemes encoding octets a 10-bit code groups to form a DC-balanced stream
  • High-performance backplane interconnect
  • Deliverables

  • GDSII layout and layer map files with Abstract with size and pin locations (lef)
  • Verilog-a, CDL, encrypted Spectra netlist with Verification reports and environment Test cases, bring-up plans, coverage Re- ports
  • System level simulation model for channel simulations

밑의 서식을 작성해주십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.