SoC White Box IPs

Visit us at Bluetooth Asia

May 23 - 24 Shenzhen

MIPI Controller DSI Tx IP

개요특징Datasheet 요청하기

The MIPI Display Serial Interface (DSI) is an interface between a Display or other data interface and a host processor baseband application engine. This interface is defined by MIPI Alliance, which defines a series of modules in a MIPI compliant product. The MIPI DSI Receiver is used in mobile and high””speed serial applications as a controller for receiving video, command or user data transmitted using MIPI DSI Transmitter over MIPI lines. It is sent to the next higher level for subsequent processing. The MIPI DSI Receiver along with our MIPI DSI Transmitter and MIPI DPHY provides a complete solution for MIPI DSI communication.


  • Compliant with MIPI DSI Standard v1.2 and MIPI D-PHY Standard v1.1
  • Max 1.5 Gbps data transfer rate per Data Lane of DPHY. 6Gbps in 4 lanes.
  • Programmable 1, 2 or 4 Data Lane Configuration.
  • Forward and Reverse Communication
  • Configurable Virtual Channel up to 4
  • Operate in continuous and non-continuous clock modes.
  • Command and Video Mode are supported.
  • Burst and Non-Burst modes are supported.
  • Pulse and Event modes supported
  • Color Modes: 16, 18, 24 and 36 bpp


  • Highly modular and configurable design
  • Layered architecture
  • Active low async reset
  • Clearly de-marked clock domains
  • Extensive clock gating support


  • Design Guide
  • Verification Guide
  • Synthesis Guide
  • Configurable RTL Code
  • HDL based test bench and behavioral models
  • Test cases
  • Protocol checkers, bus watchers and performance monitors
  • Configurable synthesis shell
  • Documentation
다음 양식을 작성하고받은 편지함에 제품 데이터 시트를 가져 오십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.