SoC White Box IPs

Visit us at Bluetooth Asia

Booth #34 | Shenzhen | May 30-31

MIPI D PHY IP

개요특징Datasheet 요청하기

Description

The D-PHY is a complete PHY, silicon-proven at multiple foundries. The D-PHY is fully integrated and has analog circuitry, digital, and synthesizable logic. Our D-PHY is built to support the MIPI Camera Serial Interface (CSI), Display Serial Interface (DSI) and Unified Protocol (UniPro) using the PHY Protocol Interface (PPI).

MIPI D_PHY adheres to MIPI D-PHY Specification. The MIPI D-PHY along with MIPI CSI Transmitter or CSI Receiver or DSI Host or DSI Slave provides a complete solution for encoding or decoding MIPI data.


Features

  • Compliant with MIPI D-PHY Spec v0.9
  • Programmable 1, 2 or 4 Data Lane Configuration.
  • Supports High-Speed and Low-Power modes.
  • Operate in continuous and non-continuous clock modes.
  • Data Rate: 800 Mbps per lane on silicon (Spec mentions a max of 500 Mbps per lane) in HighSpeed mode and 10Mbps in Low-Power mode.
  • Benefits

  • Highly modular design
  • Fully synchronous design
  • Active low Asynchronous reset
  • Applications

  • Verilog HDL
  • FPGA: Xilinx ISE on Virtex 5
  • Modelsim
  • Deliverables

  • RTL code
  • Detailed design document
  • Verification environment
  • Test cases
  • Synthesis environment/scripts
  • Tech Specs

  • MIPI D Phy

밑의 서식을 작성해주십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.