SoC White Box IPs

Visit us at ARM TechCon

Oct 16 -18

Display Port V1.2 Tx IP

개요특징Datasheet 요청하기

Description

Our Display Port is VESA DP1.1a, DP1.2 and eDP compliant with four main lanes and an auxiliary channel The DP transmitter acceptsDP1.1a HBR (2.7Gbps) and RBR (1.62Gbps) data rates; it can also support turbo mode (3.24Gbps) and HBRII (5.4Gbps) of DP1.2 standard. Signals are sampled from 1/2/4-lane double-wide DP stream data.

IP is composed of DP 1.2 core and its Physical Layer, in 65nm, 40nmLP and 28nmLP.

Features

  • DP SST and MST compliant
  • Support video format of RGB, YCbCr 4:4:4/4:2:2
  • Deep color up to 16bit per component, H Sync, V Sync, Field ID (Interlaced modes) and DE.
  • Support dual bus video
  • Audio up to 4ch I2S
  • Support HDCP data decryption
  • Support DP 1.2 side band and GTC messages
  • Support DP 1.2 3D and SDP nesting
  • To facilitate lower test cost and improve test coverage, a loopback test is provided to check for the functionality of the transmitter in different speed modes
  • Deliverables

  • RTL Code
  • Verification Environment
  • User Documents & Guide
다음 양식을 작성하고받은 편지함에 제품 데이터 시트를 가져 오십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.