SoC White Box IPs

Visit us at Electronica

Nov 13-16 Munich

USB 3.0 Hub controller IP

개요특징Datasheet 요청하기


The USB 3.0 Hub controller is a highly configurable core and implements the USB 3.0 Hub functionality that can be interfaced with third party USB 3.0 PHY’s. The Hub Controller core can be configured to support up to 15 downstream ports and the core supports all USB 3.0 defined power states. The design is carefully partitioned to support standard power management schemes. Optionally, it can be configured to manage power mode transitions of the controller and the USB 3.0 PHY for aggressive power savings required for bus powered hubs.

The controller’s simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and most importantly, the target technology. GDA solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications.


  • Compliant with USB3.0 Specification Version 1.0
  • Configurable number of downstream ports
  • Configurable Core Frequency
  • Configurable Internal datapath width: 32, 64, or 128 bits
  • Compliant with standard USB 3.0 PHY Interface
  • Configurable PHY Interface width: 8, 16, or 32 bits
  • Efficient buffering scheme for forwarding packets through hub with minimal latency
  • Supports Bus and Self Powered Hub implementations
  • USB 3.0 low power states support
  • Support for various Hardware and Software Configurability regarding Core characteristics
  • Register Interface for internal Register Access
  • Support of Hardware and Software Configurability
  • Configurable Buffer sizes
  • Configurable shared buffers or per port buffers
  • Configurable number of Downstream Ports
  • Benefits

  • Highly modular and configurable design
  • Layered architecture
  • Fully synchronous design
  • Supports both sync and async reset
  • Clearly demarked clock domains
  • Software control for key features
  • Master and slave loop backs for debug
  • Aggressive power management
  • Deliverables

  • Design RTL Code
  • Verification Environment
  • Tests suites
  • Synthesis Environments & scripts
  • Design Guide
  • Verification Guide
  • Synthesis Guide
다음 양식을 작성하고받은 편지함에 제품 데이터 시트를 가져 오십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.