SoC White Box IPs

Visit us at Bluetooth Asia

May 23 - 24 Shenzhen

USB 3.0 SSIC Controller IP

개요특징Datasheet 요청하기

The USB 3.0 SSIC controller is a highly configurable core and implements the USB 3.0 SSIC functionality that can be interfaced with third party M-PHY’s. USB3.0 SSIC controller core is part of USB3.0 family of cores.
The SSIC Controller core is architected to seamlessly integrate with either in-house developed SS Host/Device Controller cores or with standard 3rd party SS Host/Device Controller cores.

The SSIC Controller core is carefully partitioned to support standard power management schemes which include extensive clock gating and multiple power wells for aggressive power savings required for mobile and handheld applications.

The controller when integrated with in-house Device/xHCI Host controller has a very simple application interface which can be easily adapted to standard on-chip-bus interfaces such as AXI, AHB, OCP as well as other standard off-chip interconnects making it easy to be integrated in a wide range of applications.

The controller’s simple, configurable and modular architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. This solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally.



  • Compliant with SSIC v1.01
  • Compliant with M-PHY Specification v2.0
  • Compliant with USB3.0 Pipe Specification
  • Supports Type I M-PHY Port
  • Supports 1/2/4 M-PHY Lanes
  • Supports PWM-G1, HS-G1/G2/G3 Rate A/B series
  • Implements PHY adapter which bridges between RMMI and USB 3.0 Pipe
  • Asynchronous clocking USB 3.0 Controller and RMMI Bridging Layer
  • Configurable USB 3.0 PIPE Interface: 8, 16, 32 bit
  • Configurable RMMI Interface width: 8, 16, 32-bit
  • Supports Aggressive Low Power Management
  • Can seamlessly integrate with 3rd Party USB 3.0 Host/Device Controller cores
  • Can integrate with in-house USB 3.0 Host/Device Controller to expose flexible User Application Logic
  • Can be adapted by any SoC / OCB interface / off chip interconnects – such as AHB, AXI, PCIe
  • Configurable Data width: 32, 64, 128 bit
  • Simple Register Interface for internal Register Access
  • Support for various Hardware and Software Configuration regarding Core characteristics


  • Highly modular and configurable design
  • Layered architecture
  • Fully synchronous design
  • Supports both sync and async reset
  • Clearly demarked clock domains
  • Extensive clock gating support
  • Multiple Power Well Support
  • Software control for key features
  • Multiple loop backs for debug


  • Design Guide
  • Verification Guide
  • Synthesis Guide
다음 양식을 작성하고받은 편지함에 제품 데이터 시트를 가져 오십시오

T2M의 높은 퀄리티의 사전실증된 아날로그/혼합 시그널, RF, Digital and SW 시스템 해결책은 통신, 소비자와 컴퓨터 제품(IoT, Wearables, 핸드폰, 타블랫, M2M, RCU, set-top boxes, TV, 디비디 플레이어, PC 칩셋등)에 중요한 빌딩 블록으로 사용됩니다. IP는 소비자의 구체적인 요구조건에 따라fab/node 이식이나 전매 특징들을 수정할수 있습니다.