SoC White Box IPs

Visit us at Bluetooth Asia

May 23 - 24 Shenzhen

Smart Card Controller IP

OverviewFeaturesRequest Datasheet


Smart card controller core is compliant to ISO 7816 3 specification. The core is a technology independent, fully synchronous design. The controller functions at 2 –66 Mhz. The design provides a simple, timing friendly front end interface which enables easy integration of the core to controllers and other application specific front end logic. The controller supports smart cards with internal clocks and internal resets. It has a well defined, easy to integrate processor interface. The design has hardware support for activation, deactivation and data transfer. It also supports hardware initiated smart card deactivation on card removal.


  • Supports asynchronous T = 0 and T =1 transmission protocols
  • Supports 2 –66 Mhz range for the input frequency
  • Supports class A, B and class AB smart cards
  • Timed interrupt for efficient support for synchronous protocol
  • Configurable depth for data path FIFO
  • Interrupts for all major events in hardware
  • Data filtering for signal integrity
  • C level driver for post integration SOC verification
  • Technology independent
  • Programmable timing parameters
  • Benefits

  • Fully synchronous
  • Technology independent
  • Functions at 2 to 66 Mhz
  • Hardware interrupts
  • Data filtering for signal integrity
  • Deliverables

  • Verilog RTL
  • Verification environment
  • Testcases
  • Synthesis environment/scripts
  • User manual
  • Verification guide
  • Design document
Fill the form below, to receive the product datasheet in your inbox

T2M's range of high quality pre-verified, analog/mixed-signal, RF, Digital and SW system solutions, are used as critical building blocks of communications, consumer and computer products including IoT, Wearables, cellular, tablet, M2M, RCU, set-top boxes, TVs, DVD players and PC chipsets. IPs can be modified to meet the customer's specific requirement be it fab/node porting or proprietary features.