Press Releases

MIPI CSI 3, DSI 2 Tx & Rx Advanced Controller & PHY IP Cores available in major Fabs & Nodes for SOC Designs for Imaging and Display Applications

T2M-IP The global independent semiconductor IP Cores & Technology provider, is pleased to announce the immediate availability of it’s partners advanced MIPI CSI, DSI Tx & Rx Controller & PHY IP Cores which are silicon proven and fully compliant with MIPI CSI v3.x Standard & MIPI DSI v2.x Standard integrated with matching MIPI D-PHYs & MIPI C-PHYs.

Read More

BLE/15.4 2.4GHz+Sub-GHz Multi-Protocol RF Transceiver Phy KGD & IP for adding wireless Connectivity to “any MCU/SoC”

T2M-IP, the global independent Semiconductor IP Cores, SW & Technology provider, is pleased to announce the availability of a BLE/15.4 2.4GHz + Sub-GHz Multi-Protocol RF Transceiver Phy KGD & IP based on 40nm ULP technology for custom system-in-package (SiP) or multi-chip package (MCP) solutions, or SoC development, instantly adding “Wireless connectivity” to any SoC with an embedded CPU.

Read More

PCI Express Gen5 PHY & Controller IP Cores available in major Fabs & Foundries for Graphics, Memory and Storage Applications

T2M-IP, The global independent semiconductor IP Cores & Technology experts, is pleased to announce the immediate availability of its’ partners advanced PCIe Gen5 – PCIe Gen1 PHY and Controller IP Cores for Graphics, Memory and Storage Applications. All Phys and Controllers are backward compatible with previous generations: PCIe 5.0 32GT/s (Gen5), PCIe 4.0 16GT/s (Gen4), PCIe 3.0 8GT/s (Gen3), PCIe 2.0 5GT/s (Gen2), PCIe 1.0 2.5 GT/s (Gen1) which are compliant with the latest PIPE specifications. The PCIe Phy and Controllers are Silicon Proven in advanced process nodes from major foundries.

Read More

DSP Concepts Launches TalkTogether Module for Audio Weaver

DSP Concepts launched TalkTogether, a fully-integrated solution focused on human-to-human communication. The new module for Audio Weaver allows brands to instantly add voice comms to any device - from a conference room speaker, to a gaming soundbar to a connected exercise device and more. Given the numerous possibilities, DSP Concepts is also opening up TalkTogether so developers can customize it to fit their precise needs, offering unprecedented design flexibility.

Read More

DSP Concepts Enables Audio Weaver for the Cadence Tensilica HiFi 5 DSP

DSP Concepts is announcing support for the Cadence Tensilica HiFi 5 DSP in its Audio Weaver platform, with a general release planned for the end of Q2 2021.  The HiFi 5 is used for low power wireless products, headsets, wearables, and high-end automotive systems. DSP Concepts full suite of voice processing and playback IP will be made available allowing OEMs to create differentiated products leveraging Audio Weaver technology.

Read More

USB, MIPI, Ethernet, DisplayPort, PCIe, DDR, HDMI, ONFi Analog Phy IP Cores silicon proven in UMC 28nm & UMC 40nm Process.

7th April 2021 – T2M-IP The global independent semiconductor IP Cores & Technology experts, is pleased to announce the immediate availability of it’s partners Silicon Proven IP cores such as USB, MIPI, PCIe, DDR, ONFi, SATA PHY’s on UMC’s 28nm and 40nm process technologies The PHY IPs are available pre-integrated with a matching digital Controller IP Core to deliver a seamless integration experience or can be integrated with 3rd party or in-house Controller IP Cores.

Read More

USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License.

T2M-IP The global independent semiconductor IP Cores & Technology experts, is pleased to announce the immediate availability of its’ partners fully compliant latest USB Interface IP Controllers USB 4.0, USB 3.2, USB 3.0, USB 2.0 IP Cores which are silicon proven in numerous production SoC’s (System-on-a-Chip) and available pre-integrated with a wide variety of PHYs in advanced process 7nm, 12nm, 16nm, 22nm, 28nm, 40nm & 55nm as a complete solutions. The USB IP Cores are very cost-effective with lowest power and lowest silicon die area.

Read More