HDMI-DP Combo Rx PHY IP
DescriptionThe DP/HDMI/DVI Receiver is a high-performance combo PHY with Display Port Receiver and HDMI Receiver. In DP mode, the receiver is VESA DP1.1a, DP1.2 and eDP compliant with four main lanes and an auxiliary channel. In addition to the standard DP1.1a HBR (2.7Gbps) and RBR (1.62Gbps) data rates, it can also support turbo mode (3.24Gbps) and HBRII (5.4Gbps) of DP1.2 standard. The IP does not support the optional FASTAUX and postcursor2 requirements of the DP1.2 standard. To facilitate lower test cost and improve test coverage, AUX channel include some testability features. In HDMI mode, the IP is HDMI 1.4b compliant. It can be customized process nodes from multiple foundries.
- Compliant with HDMI 1.4b & Display Port version 1.2 specification.
- Input clock 135MHz for Display Port.
- Supports upto HBRII (5.4Gbps/Ch) of DP 1.2 standard, 3D 1080p @60Hz.
- Up to 21.6Gbps BitRate (4 X 5.4Gbps/Channel) in DP mode, 10.2Gbps (3 X 3.4Gbps/Channel) in HDMI mode.
- 3.3V+5%, 1.8V+5% (Analog Supply), 1.0V+5% Analog Supply
- Area and Process: Under NDA
- Power On Consumption: Under NDA (Typ Process, HBR2 Display Port), Under NDA (Typ Process, 3.4Gbps/Ch HDMI).
- At Speed BIST (Loop Back Test) incorporated.
- HDMI/DP is the digital interface standard for connecting HD consumer electronics components.
- Detailed specification with All log files and signoff checklist
- Integration Guidelines ( Interface details, layout guidelines, power requirements)
- GDSII layout and Mapping file with LEF Abstract (Top level pin details, blockages and Boundary details)
- LVS compatible netlist for the LVS clean