SoC White Box IPs

Discover IPs

LVDS TX PHY IP

개요특징Datasheet 요청하기

Description

This is a physical layer for LVDS TX. It consists of six differential channels and supports 167.86 Mbps to 1.25Gbps data rate.

Features

  • LVDS Tx compliant with EIA/TIA-644 LVDS
  • Up to 1.25Gbps/lane data rate
  • 3.3V/1.2V power supply
  • Configurable common mode voltage
  • Supports reduced swing mode
  • Supports loop back test mode
  • Supports metal option TBD
  • Used devices - Core voltage RVT-NMOS/PMOS, Diode, 3.3V OD-NMOS/PMOS, Diode, NMOS cap, BJT, Un-silicided poly resister
  • Deliverables

  • Datasheet
  • Integration guideline
  • GDSII or Phantom GDSII
  • Layer map table
  • CDL netlist for LVS
  • LEF
  • Verilog behavior model
  • Liberty timing model
  • DRC/LVS/ERC results
다음 양식을 작성하고받은 편지함에 제품 데이터 시트를 가져 오십시오