Select Language

Your Complex IP Core Partner

    DVB-S2X-LDPC Decoder IP

    OverviewFeaturesRequest Datasheet

    In Digital video broadcasting for digital transmission for satellite applications, a powerful FEC sub-system is needed. FEC is based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, allowing Quasi Error Free operation close to the Shannon limit.

     
    t2m-design-reuse t2m-chipestimate t2m-anysilicon

    Features
    • Irregular parity check matrix coding
    • Layered Decoding
    • Minimum sum algorithm
    • Soft decision decoding
    • ETSI EN 302 307-2 V1.1.1 compliant
    • Long, medium, and short codeword lengths are supported (16200, 32400 and 64800 bits)
    • All code rates of EN 302 307-2 V1.1.1 standard are supported
    Deliverables
    • Synthesizable Verilog
    • System Model (Matlab) and documentation
    • Verilog Test Benches
    • Documentation
    Benefits
    • Improved performance
    • Improved efficiency w.r.t. Shannon's limit
    • Finer gradation of code rate and SNR
    • Very high data rate
    • Maximum service availability at highest efficiency
    • Enables cross layer optimization

      Fill the form below, to receive the product datasheet in your inbox