Your Complex IP Core Partner

    HBM2 Controller IP

    OverviewFeaturesRequest Datasheet

    HBM2 is full-featured, easy-to-use, synthesizable design, compatible with HBM2 JESD235 and JESD235A specification and DFI-version 4.0 or 5.0 specification Compliant. Through its HBM2 compatibility, it provides a simple interface to a wide range of lowcost devices. HBM2 IP is proven in FPGA environment. The host interface of the HBM2 can be simple interface or can be AMBA AHB, AMBA AHB-Lite, AMBA APB, AMBA AXI, AMBA AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or Custom protocol.

    HBM2-Controller-silicon-proven-ip-supplier-in-china Related Links: Design & Reuse | ChipEstimate | Anysilicon
    • Supports HBM2 protocol standard JESD235 and JESD235A Specification
    • Compliant with DFI version 4.0 or 5.0 Specification.
    • Supports up to 16 AXI ports with data width upto 512 bits.
    • Supports controllable outstanding transactions for AXI write and read channels
    • Supports in port arbitration and multi-port arbitration.
    • Supports user programmable page policy. • Closed page policy • Open page policy
    • Supports Error Checking and correction (ECC).
    • Supports retry on ECC error, with retry limit user controllable.
    • Supports high clock speeds in ASIC and FPGA.
    • Supports low latency for write and read path.
    • Supports reordering of transactions for higher performance.
    • Supports all the HBM2 commands as per the specs.
    • Supports burst length of 2 and 4.
    • Supports all Interface Groups.
    • Supports programmable Read/Write latency timings.
    • Supports bank grouping.
    • Supports DRAM Clock disabling feature.
    • Supports Low power control features.
    • Supports Data bit enable/disable feature.
    • Supports 8, 16, 32 and 64 banks per channel.
    • Supports 1:2 MC to PHY frequency ratio.
    • Supports up to 8 channels per stack.
    • Supports Extended Addressing.
    • Supports Extended Write latency and read latency.
    • Supports all mode registers programming.
    • Supports Data Bus Inversion (DBI) for write and read.
    • Supports legacy mode and pseudo channel mode operation (64 DQ width for pseudo channel mode).
    • Supports self-refresh modes.
    • Supports channel density of 1GB to 128 GB..
    • Supports ECC.
    • Supports Error signaling.
    • Supports DFI Read/Write Chip Select.
    • Supports write data mask and data strobe features..
    • Supports for input clock stop and frequency change.
    • Supports for target row refresh mode.
    • Supports for temperature compensated refresh reporting.
    • Supports for IEEE standard 1500.
    • The HBM2 interface is available in Source and netlist products.
    • The Source product is delivered in plain text Verilog. If needed VHDL, SystemC code can also be provided.
    • Easy to use Verilog Test Environment with Verilog Testcases
    • Lint, CDC, Synthesis, Simulation Scripts with waiver files
    • IP-XACT RDL generated address map
    • Firmware code and Linux driver package
    • Documentation contains User's Guide and Release notes.

      Fill the form below, to receive the product datasheet in your inbox