Your Complex IP Core Partner

    Ethernet 200/400G TSN MAC IP

    OverviewFeaturesRequest Datasheet

    Ethernet 200/400G TSN MAC core is a full-featured, easy-to-use, synthesizable design that supports various Ethernet TSN IEEE standards. Through its Ethernet compatibility, it provides a simple interface to a wide range of low-cost devices. Ethernet 200/400G TSN MAC IP is proven in FPGA environment. It can also support a variety of host bus interfaces for easy adoption into any design architecture - AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.


    Related Links: Design & Reuse | ChipEstimate | Anysilicon

    • Compliant with IEEE Standard 802.3-2018 Specification - Clause 117
    • Supports Preemption as per IEEE Standard 802.1Qbu and IEEE Standard 802.3br Interspersing Express Traffic
    • Supports timing synchronization as per IEEE Standard 1588-2008(PTP) and IEEE Standard 802.1AS(GPTP)
    • Supports Traffic Scheduling - IEEE Standard 802.1Qbv(Enhancement for Scheduled Traffic) and IEEE Standard 802.1Qav (Credit Based Shaping)
    • Supports class based flow control and class based FIFO to store each class, total 8 class - IEEE Standard 802.1Q
    • Supports Full duplex mode of operation
    • Ultra low latency and compact implementation
    • Supports MDIO (Clause 22 and Clause 45) Interface
    • Supports Programmable Inter Packed Gap(IPG) and Preamble length
    • Supports CDMII (64 bit) interface
    • FCS generation supported
    • Supports VLAN and jumbo frames as an option
    • Independent TX and RX Maximum Transmission Unit (MTU)
    • TSN features can be enabled/disabled independently
    • Cut-through support
    • Configurable Transmit and Receive FIFOs
    • Comprehensive statistics gathering
    • Supports 32bit AXI4 Stream for Packet data
    • In house UNH compliance tested
    • Fully synthesizable
    • Static synchronous design
    • Positive edge clocking and no internal tri-states
    • Scan test ready
    • Simple interface allows easy connection to Microprocessor/Microcontroller devices
    • Single Site license option is provided to companies designing in a single site.
    • Multi Sites license option is provided to companies designing in multiple sites.
    • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
    • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
    • The Ethernet interface is available in Source and netlist products
    • The Source product is delivered in plain text Verilog. If needed VHDL, SystemC code can also be provided
    • Easy to use Verilog Test Environment with Verilog Testcases
    • Lint, CDC, Synthesis, Simulation Scripts with waiver files
    • IP-XACT RDL generated address map
    • Firmware code and Linux driver package
    • Documentation contains User's Guide and Release notes

      Fill the form below, to receive the product datasheet in your inbox