Your Complex IP Core Partner

    HDMI v1.4 Rx PHY & Controller IP

    OverviewFeaturesRequest Datasheet

    HDMI receiver PHY (Physical layer) is a single-port IP core which is fully compliant with HDMI 1.4 specification. This HDMI RX PHY supports from 25MHz to 225MHz TMDS clock, and offers a simple implementation for system LSI for consumer electronics like HDTV. The HDMI receiver PHY performs most efficiently with HMDI receiver link IP core. It is Silicon Proven in many Fab/Nodes including: (TSMC, UMC, SMIC, GF, Samsung, STMicro). HDMI receiver Link Controller which is fully compliant with HDMI 1.4a specification. This offers a simple implementation for system on chip (SOC) for consumer electronics like HD-TV,AV receiver. Its performs most efficiently with our matching HMDI receiver PHY IP core. This HDMI core functions can be customized based on requirements.

    t2m-design-reuse t2m-chipestimate t2m-anysilicon
    • HDMI version 1.4 compliant receiver
    • Supports DTV from 480i to 1080i/p HD resolution
    • Supports 24bit, 30bit and 36bit color depth per pixel
    • HDMI version 1.4a, HDCP revision 1.3 and DVI version 1.0 compliant receiver
    • Supports DTV from 480i to 1080i/p HD resolution, and PC from VGA to UXGA
    • Supports 3D video format specified in HDMI 1.4a specification
    • Programmable 2-way color space converter
    • Compliant with EIA/CEA-861D
    • Deep color supported up to 16bit per pixel
    • xvYCC Enhanced Colorimetry
    • All packet reception including Gamut Metadata Packet
    • Supports RGB, YCbCr digital video output format including ITU.656
    • 24/30/36/48bit RGB/YCbCr 4:4:4
    • 16/20/24bit YCbCr 4:2:2
    • 8/10/12bit YCbCr 4:2:2 (ITU.601 and 656)
    • 48 bit mode is not supported in 1080p
    • Supports standard SPDIF output for stereo or compressed audio up to 192KHz
    • Support PCM, Dolby digital, DTS digital audio output through 4bits I2S up to 8 channel
    • IEC60958 or IEC61937 compatible
    • 1bit audio format (Super Audio CD) output
    • High-bitrate compressed audio formats output
    • Slave I2C interface for DDC connection
    • Configuration registers programmable via synchronized parallel interface
    • Interface to external HDCP key storage
    • Integrated cable terminator
    • Adaptive equalizer for cable
    • Adjustable analog characteristics
    • PLL band width
    • VCO gain
    • BGR voltage
    • Cable terminator resistance value
    • DLL digital filter characteristics
    • Integrated Audio PLL
    • 3.3V/2.5V/1.0V power supply
    • Datasheet
    • Integration guideline
    • GDSII or Phantom GDSII
    • Layer map table
    • CDL netlist for LVS
    • LEF
    • Verilog behavior model
    • Liberty timing model
    • DRC/LVS/ERC results
    • Configurable RTL Code
    • HDL based test bench and behavioral models
    • Test cases
    • Protocol checkers, bus watchers and performance monitors
    • Configurable synthesis shell
    • Documentation
    • Design Guide
    • Verification Guide
    • Synthesis Guide
    • Very Low power
    • Small Area, easy to integrate
    • Test chip and Test board available
    • Digital TV
    • Tablets
    • Mobile phones
    • Digital camera
    • Camcorders
    • Soundbars
    • Audio/Video Receivers
    • DVD players
    • Recorders
    • Streaming-media players
    • Set-top boxes
    • Home theater systems
    • Game consoles

      Fill the form below, to receive the product datasheet in your inbox