SoC White Box IPs

Schedule a meeting

HDMI V1.4 Tx PHY IP

OverviewFeaturesRequest Datasheet

Description

HDMI transmitter PHY (Physical layer) IP core which is fully compliant with HDMI 1.4 specification.HDMI transmitter PHY supports from 25MHz to 250MHz pixel clock, and offers a simple implementation for system LSI for consumer electronics like DVD player/recorder and camcorder.
It is Silicon Proven in many Fab/Nodes including: 130/90/65/55/45/40nm.

Features

  • HDMI version 1.4 compliant transmitter
  • Supports DTV from 480i to 1080i/p HD resolution
  • Supports 24bit, 30bit and 36bit color depth per pixel
  • Integrated cable terminator
  • Adaptive equalizer for cable
  • Adjustable analog characteristics
  • PLL band width
  • VCO gain
  • BGR voltage
  • Cable terminator resistance value
  • DLL digital filter characteristics
  • Integrated Audio PLL
  • 3.3V/2.5V/1.0V power supply
  • Deliverables

  • Datasheet
  • Integration guideline
  • GDSII or Phantom GDSII
  • Layer map table
  • CDL netlist for LVS
  • LEF
  • Verilog behavior model
  • Liberty timing model
  • DRC/LVS/ERC results
Fill the form below, to receive the product datasheet in your inbox