Select Language

Your Complex IP Core Partner

    MIPI DSI Rx v1.2 Controller IP

    OverviewFeaturesRequest Datasheet

    The MIPI Display Serial Interface (DSI) is an interface between a display or any other data interface, and a host processor baseband application engine. This interface is defined by the MIPI Alliance, which lays down a series of modules required in a MIPI compliant product. MIPI DSI Receiver is leveraged by mobile and high–speed serial applications as a controller for receiving video, command or user data, transmitted via MIPI DSI Transmitter over MIPI lines. It is sent to the next, higher level for subsequent processing. The MIPI DSI Receiver, along with MIPI DSI Transmitter and MIPI DPHY, provides a complete solution for MIPI DSI communication.

      MIPI-DSI-Rx-v1.2-Controller-IP-silicon-proven-ip-core-provider-in-europe  
    t2m-design-reuse t2m-chipestimate t2m-anysilicon
     
    • Programmable 1, 2 or 4 Data Lane Configuration.
    • Compliant to mipi_DSI_specification_v1-2.pdf
    • Forward and reverse LP communication (1 lane).
    • 1-bit ECC error detection and correction.
    • 2-bit ECC detection and Error reporting.
    • CRC checking and error reporting.
    • Supports all type of short and long packets
    • Supports LP mode reverse communication.
    • D-PHY error reporting.
    • DSI Error checking and reporting.
    • Supports reset trigger message.
    • Configurable Virtual Channel.
    • Pixel Interface: 16, 18 and 24 bits per pixel
    • Operate in continuous and non-continuous clock modes.
    • Command and Video Mode (Burst and Non-Burst mode) support
    • Supports Stereoscopic image data.
    Deliverables
    • Configurable RTL Code
    • HDL-based test bench and behavioral models
    • Test cases
    • Protocol checkers, bus watchers, and performance monitors
    • Configurable synthesis shell
    • Documentation
    • Design guide
    • Verification guide
    • Synthesis guide
    Benefits
    • Highly modular and configurable design
    • Layered architecture
    • Active low async reset
    • Clearly demarcated clock domains
    • Extensive clock gating support
    • Data lane count
    • Color modes
    • Pixel interface width
    • Application Interface – Pixel or AXI
    • Command FIFO depth
    Applications
    • Display Applications
    • Imaging
    • Video
    • Smart TV
    • Wearables

      Fill the form below, to receive the product datasheet in your inbox