Description and Features
The SMART is a quick, adaptable, and reasonably priced core designed for smart card reader applications. Based on ISO 7816-3/EMV4.2/4.3 specifications, it offers a communication interface with a smart card. Both T0 character-oriented protocol and T1 block-oriented protocol have hardware support implemented by the SMART IP Core. It was created to combine extremely low CPU usage with little space usage. The SMART can manage resets, handle ATR receiving, activate and deactivate cards, and has a number of other features. The SMART's configuration choices let you customize it to meet your specific requirements and select the proprietary features that are best for the design. Direct Memory Access (DMA) or interrupt-driven data transfer to and from the host system are both possible.
Features
-
Compatible with the ISO 7816-3: 2006 and EMV 4.2/4.3 standard
-
Support for asynchronous Smart Cards
-
Dual configurable length FIFO with two programmable thresholds
-
Card detection input
-
Software-configurable interrupts
-
Automatic convention detection and decoding
-
Programmable non-gated card clock generator
-
Automatic ETU generator
-
DMA support for transmit and receive
-
Hardware CRC and LRC calculations
-
Card power down mode with clock stop high and clock stop low possibility
-
Special fast block mode for T1 protocol (optional)
-
CRC/LRC hardware generation and checking
-
Byte counter with automatic CRC/LRC affixing (optional)
-
No tri-state buffers
-
Fully synchronous synthesizable design
Deliverables
-
Verilog RTL
-
Verification environment
-
Testcases
-
Synthesis environment/scripts
-
User manual
-
Verification guide
-
Design document
Benefits
-
DSMART works with all major CPUs and is 100% compatible with DCD’s MCUs – enabling the same – cryptography.
