Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M › Verification IPs › Flexray VIP

Flexray VIP

Description and Features

The FlexRay component of a SOC or ASIC may be intelligently verified with the help of FlexRay Verification IP. The FlexRay Verification IP supports both static and dynamic frames and is completely compatible with the FlexRay 3.0.1 (plus addendum) Specification. Additionally supports STANDBY, NOCE, StartupFRAMECAS, StartupFRAME, and Single Slot operating modes. An large test suite for Flexray 3.0.1 Verification IP is provided, covering the majority of potential cases. It can carry out all prototypal tests and, in addition, makes it simple to create a large number of patterns and a collection of patterns that are intended to stress the DUT. SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E, and non-standard verification environments all natively support FlexRay Verification IP.

Flexray-VIP-silicon-proven-ip-supplier-in-china

 

Features
  • Fully compatible with FlexRay specification version 3.0.1.
  • Support Full Duplex of operations.
  • Complete FlexRay Tx/Rx functionality.
  • Supports cluster wakeup and startup.
  • Transmit and receive commands allow the user to transmit and receive FlexRay data.
  • Operates as a Tx or as a Rx.
  • Supports 2.5, 5 and 10 Mbit/s bitrate.
  • Support Bit alignment
  • All types of frame generation. • Static frames • Dynamic frames
  • Various kinds of Tx and Rx errors insertion and detection. • Syntax errors • Frame ID error (Frame ID = 0) • Header CRC error • CRC error • Over and undersize errors
  • Content errors • Cycle Count error • Frame ID error • Startup, Sync & Null frame errors w.r.t Dynamic segment • Startup & Sync frame errors w.r.t Static segment • Reception of Null frame • Aborting in middle of transaction
  • Configurable receive FIFO depth
  • Monitors, detects and notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Supports constraints randomization.
  • Supports glitch insertion and detection.
  • Status counters for various events on bus.
  • Callbacks in Tx,Rx and monitor for various events.
  • FlexRay Verification IP comes with complete testsuite to test every feature of FlexRay specification.
  • Functional coverage for complete FlexRay features

Deliverables

  • Complete regression suite containing all the FlexRay testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes
Request Datasheet