Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores


T2M HDMI HDMI 1.4 Tx PHY IP in 65/55GP

HDMI 1.4 Tx PHY IP in 65/55GP

Description

Physical layer IP core for HDMI transmitters that complies exactly with HDMI 1.4 specifications The HDMI transmitter PHY provides a straight forward implementation for system LSI for consumer devices like DVD player/recorders and camcorders, and it supports pixel clocks between 25MHz and 250MHz. Many Fab/Nodes, including the following, have Silicon Proven it: (TSMC, UMC, SMIC, GF, Samsung, ST). The HDMI Transmitter Link IP Core, which supports HDMI 1.4b and has 2.25 Gbps, 16-bit deep colour, and 3D compatibility, will be readily integrated into the SoC of consumer products (HD-TV, AV receiver... etc.). The HDMI Rx IP can achieve its greatest performance, efficiency, and characteristic when it is coupled to the HDMI Transmitter PHY IP. Customization of HDMI Tx IP is possible to satisfy unique customer needs.

 

Features
  • HDMI version 1.4 compliant transmitter
  • Supports DTV from 480i to 1080i/p HD resolution
  • Supports 24bit, 30bit and 36bit color depth per pixel
  • Integrated cable terminator
  • Adaptive equalizer for cable
  • Adjustable analog characteristics
  • PLL band width
  • VCO gain
  • BGR voltage
  • Cable terminator resistance value
  • DLL digital filter characteristics
  • Integrated Audio PLL
  • 3.3V/2.5V/1.0V power supply
  • HDMI version 1.4a, HDCP revision 1.3 and DVI version 1.0 compliant receiver
  • Controller Supports DTV from 480i to 1080i/p HD resolution, and PC from VGA to UXGA
  • Supports 3D video format specified in HDMI 1.4a specification
  • Programmable 2-way color space converter
  • Compliant with EIA/CEA-861D
  • Deep color supported up to 16bit per pixel
  • xvYCC Enhanced Colorimetry
  • All packet reception including Gamut Metadata Packet
  • Supports RGB, YCbCr digital video output format including ITU.656
  • 24/30/36/48bit RGB/YCbCr 4:4:4
  • 16/20/24bit YCbCr 4:2:2
  • 8/10/12bit YCbCr 4:2:2 (ITU.601 and 656)
  • 48 bit mode is not supported in 1080p
  • Supports standard SPDIF output for stereo or compressed audio up to 192KHz
  • Support PCM, Dolby digital, DTS digital audio output through 4bits I2S up to 8 channel
  • IEC60958 or IEC61937 compatible
  • 1bit audio format (Super Audio CD) output
  • High-bitrate compressed audio formats output
  • Slave I2C interface for DDC connection
  • Configuration registers programmable via synchronized parallel interface
  • Interface to external HDCP key storage
  • Silicon Proven in TSMC 65/55GP.

Deliverables

  • Datasheet and Integration guideline
  • GDSII or Phantom GDSII
  • Layer map table
  • CDL netlist for LVS
  • Verilog behavior model
  • Liberty timing model
  • DRC/LVS/ERC results
  • Configurable RTL Code
  • HDL based test bench and behavioral models
  • Test cases
  • Configurable synthesis shell
  • Documentation
  • Design Guide
  • Verification Guide
  • Synthesis Guide

Benefits

  • Very Low power
  • Small Area, easy to integrate
  • Test chip and Test board available

Applications

  • Digital TV
  • Tablets
  • Mobile phones
  • Digital camera
  • Camcorders
  • Soundbars
  • Audio/Video Receivers
  • DVD players
  • Recorders
  • Streaming-media players
  • Set-top boxes
  • Home theater systems
  • Game consoles