Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M › Memory › eMMC Host Controller IP

eMMC Host Controller IP

Description

The eMMC Host Controller IP Core is fullfeatured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The eMMC Host Controller IP can be implemented in any technology. The eMMC Host Controller IP core supports the JESD84-B51 Specification and supporting standards. It can also support a variety of host bus interfaces for easy adoption into any design architecture -AHB, APB, AXI, OCP, VCI, Avalon, PLB, Tilelink, Wishbone or custom buses. The eMMC Host Controller IP is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. The eMMC Host Controller IP is validated in using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.

eMMC-host-controller-silicon-proven-ip-provider-in-taiwan

Features
  • Compliant with JESD84-B51 Specification and earlier versions
  • Compliant with JEDEC eMMC CQHCI for Command Queuing
  • Supports different data bus width modes: 1-bit, 4-bit, 8-bit.
  • Supports Enhanced Strobe
  • Supports SDMA,ADMA2 and ADMA3 modes
  • Supports Replay Protected Memory Block (RPMB)functionality.
  • Supports packed Write/Read commands.
  • Supports High Priority Interrupt (HPI) Mechanism
  • Supports send tuning block (CMD21) command.
  • Supports Single and Dual Data Rate Timing for Read/Write Operations
  • Supports HS200 and HS400 Modes.
  • Supports Single byte, Single block ,Multi –block(finite and infinite) transfers and MMC
  • Supports Password protection for Cards
  • Supports extended security protocols commands.
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking and no internal tri-states
  • Scan test ready
  • Simple interface allows easy connection to microprocessor/microcontroller device

Deliverables

  • RTL design in Verilog
  • Lint, CDC, Synthesis Script with waiver files
  • Lint, CDC, Synthesis Reports
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Technical documentation in greater detail
  • Easy to use Verilog Test Environment with Verilog Test cases

Benefits

  • Fully compliant, silicon-proven core
  • Comes with Verilog testbench and option to buy full advanced System Verilog Testbench
  • Support directly from engineer who designed the code
  • Based on RMM (Re Use Methodology Manual guidelines)
  • Supports all the Synthesis tools
Request Datasheet