Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M Automotive Octal SPI Master IP

Octal SPI Master IP

Description and Features

Octal SPI master is a fully functional, simple-to-use, synthesizable design that complies with the Octal SPI REV.1.0 protocol set out by Macronix (MX66LM1G45G). It gives a wide range of inexpensive devices a straightforward interface thanks to its octal SPI master compatibility. OCTAL SPI Master IP is proven in FPGA environment. The host interface of the OCTAL SPI master can be AMBA APB, AMBA AHB, AMBA AHB-Lite, AMBA AXI, AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

  • Full Octal SPI Master Functionality
  • Fast frequency support (Up to 133MHz)
  • Compliant to the SPI de-facto standard
  • Single, dual, quad, and octal serial data lines
  • Software programmable transmission formats (CPOL and CPHA)
  • Up to 16 slaves supported under master control
  • Configurable SPI transfers
  • Fast sampling clock input for the SPI transfers
  • SPI Block Specs compliant
  • FIFOs used for transferring data (configurable depth)
  • Full duplex operation
  • LSB or MSB mode
  • 8-bit, 16-bit, 24-bit, and 32-bit synchronous serial transmission
  • Software programmable SCLK rate
  • Supports DMA/HCI (Host controller Interface) mode of operation.
  • Interrupt control
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking and no internal tri-states
  • Scan test ready
  • Simple interface allows easy connection to microprocessor/microcontroller devices.


  • The Octal SPI master interface is available in Source and netlist products.
  • The Source product is delivered in plain text Verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.