Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores


T2M Broadcast/Codec DVB-T2-LDPC-BCH IP

DVB-T2-LDPC-BCH IP

Description

In Digital video broadcasting for digital transmission for satellite applications, a powerful FEC (Forward Error Correction) sub-system is needed. FEC is based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, allowing Quasi Error Free operation close to the Shannon limit.

Features
  • Irregular parity check matrix
  • Layered decoding
  • Minimum sum algorithm
  • Soft decision decoding
  • BCH decoder corrects up to t errors where t = 10 or 12
  • ETSI EN 755 V1.4.1 compliant

 Deliverables

  • Synthesizable Verilog (ASIC)
  • System Model (Matlab)
  • Verilog Test Benches
  • Documentation