Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M › Verification IPs › 10G Ethernet VIP

10G Ethernet VIP

Description

The Ethernet 10G Verification IP validates the MAC-to-PHY and PHY-to-MAC layer interfaces of designs using an Ethernet 10G interface in accordance with IEEE 802.3 Specification. It can operate in environments that use SystemVerilog, Vera, SystemC, E, and Verilog HDL. Experts in Ethernet who have worked for businesses including Intel, Cortina-Systems, Emulex, and Cisco have created Ethernet 10G verification IP. We have knowledge of the steps involved in verifying an Ethernet product. SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E, and non-standard verification environments all natively support Ethernet 10G Verification IP. In order to speed up debugging, the Ethernet 10G Verification IP has an optional Smart Visual Protocol Debugger that is GUI based.

10G-Ethernet -VIP-silicon-proven-ip-supplier-in-china

 

Features

  • Supports 10G as per specification IEEE 802.3-2018 • Supports XGMII(32 and 64 Width) • Supports XGMII_R(32 and 64 Width) • Supports XTBI (i.e Output of 8b/10b PCS) • Supports XAUI,RXAUI,DXAUI,RXTBI and 10GBASE-KX4 • Supports 10GBASE-KR with scrambler • Supports FEC for 10GBase-KR • Supports scrambler • Supports backplane auto-negotiation for 10GBase-KX4 and 10GBase-KR
  • Supports USXGMII • Supports single port USXGMII as per specification 2.5 • Supports multi-port USXGMII as per specification 2.2
  • XSBI Interface (16-bit)
  • XSBI Interface (20-bit)
  • Supports Link training
  • Supports G.999.1 Interface
  • Ethernet Verification IP comes with complete UNH Test suite
  • Supports the Upper layer protocols
  • Supports IP in IP and Supports Q in Q
  • Full support for IEEE 802.1AZ (Energy Efficient Ethernet)
  • Full support for IEEE 1588-2002 and IEEE 1588-2008
  • PCS to Serdes interface supports all widths
  • Supports CDR for serial protocols
  • Supports WAN Interface Sublayer (WIS), type 10GBASE-W
  • Supports MDIO slave and master model as per Clause 22 and Clause 45
  • Supports Glitch insertion and detection
  • Supports all types of TX and RX errors insertion/detection at each layer.
  • Under and oversize frame. • CRC errors, Framing errors, Pause frame errors • Disparity and Auto-negotiation errors • Invalid code group insertion • Invalid /K/ characters insertion • Invalid AN sequence error insertion • Missing /K/ characters for packet boundries.
  • Comes with Tx BFM, Rx BFM, and Monitor
  • Monitor supports detection of all protocol violations
  • Supports Pause frame generation and detection
  • Built in coverage analysis
  • Callbacks in master and slave for various events
  • Status counters for various events in bus

Deliverables

  • Complete regression suite containing all the testcases.
  • Examples showing how to connect various components, and usage of TX,RX BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.
Request Datasheet