Description
The HDMI receiver PHY (Physical layer), a single-port IP core, complies with all the specifications of HDMI 1.4. This HDMI RX PHY provides a straightforward system LSI solution for consumer electronics like HDTV and supports TMDS rates between 25MHz and 225MHz. The HDMI receiver link IP core and PHY work together most efficiently. All of the Fab/Nodes listed below have undergone Silicon Proving: Link Controller for an HDMI receiver that strictly adheres to HDMI 1.4a requirements (GF, Samsung, TSMC, UMC, SMIC, STMicro). This provides a straightforward system-onchip (SOC) implementation for consumer electronics including HD-TVs and AV receivers. It functions best when combined with our complementary HMDI receiver PHY IP core. The fundamental operations of HDMI can be changed to suit needs.
Features
-
HDMI version 1.4 compliant receiver
-
Supports DTV from 480i to 1080i/p HD resolution
-
Supports 24bit, 30bit and 36bit color depth per pixel
-
HDMI version 1.4a, HDCP revision 1.3 and DVI version 1.0 compliant receiver
-
Supports DTV from 480i to 1080i/p HD resolution, and PC from VGA to UXGA
-
Supports 3D video format specified in HDMI 1.4a specification
-
Programmable 2-way color space converter
-
Compliant with EIA/CEA-861D
-
Deep color supported up to 16bit per pixel
-
xvYCC Enhanced Colorimetry
-
All packet reception including Gamut Metadata Packet
-
Supports RGB, YCbCr digital video output format including ITU.656
-
24/30/36/48bit RGB/YCbCr 4:4:4
-
16/20/24bit YCbCr 4:2:2
-
8/10/12bit YCbCr 4:2:2 (ITU.601 and 656)
-
48 bit mode is not supported in 1080p
-
Supports standard SPDIF output for stereo or compressed audio up to 192KHz
-
Support PCM, Dolby digital, DTS digital audio output through 4bits I2S up to 8 channel
-
IEC60958 or IEC61937 compatible
-
1bit audio format (Super Audio CD) output
-
High-bitrate compressed audio formats output
-
Slave I2C interface for DDC connection
-
Configuration registers programmable via synchronized parallel interface
-
Interface to external HDCP key storage
-
Integrated cable terminator
-
Adaptive equalizer for cable
-
Adjustable analog characteristics
-
PLL band width
-
VCO gain, BGR voltage
-
Cable terminator resistance value
-
DLL digital filter characteristics
-
Integrated Audio PLL
-
3.3V/2.5V/1.0V power supply
-
Silicon Proven in ST 28FDSOI.
Deliverables
-
Datasheet and integration guideline
-
GDSII or Phantom GDSII
-
Layer map table
-
CDL netlist for LVS
-
Verilog behavior model
-
Liberty timing model
-
DRC/LVS/ERC results
-
Configurable RTL Code
-
HDL based test bench and behavioral models
-
Test cases
-
Configurable synthesis shell
-
Documentation
-
Design Guide
-
Verification Guide
-
Synthesis Guide
