Description and Features
The SDIO Host IP Core is full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The SDIO Host IP can be implemented in any technology. The SDIO Host IP core supports the SD Host Controller Specification and supporting standards. It can also supports a variety of host bus interfaces for easy adoption into any design architecture - AHB, APB, AXI, OCP, Wishbone, VCI, Avalon PLB, Wishbone, Tilelink or custom buses. The SDIO Host IP is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. The SDIO Host IP is validated in using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.
Features
-
Compliant with SD Host Controller Specification version 6.0
-
Compliant with SDIO Physical Specification version 6.10
-
Compliant with Part E1 SDIO specification 4.10
-
Supports SDMA, ADMA2 and ADMA3 modes
-
Supports all features of Part 1 eSD(Embedded SD) addendum version 2.10
-
Supports SD Memory, SD I/O card, Combo card
-
Supports 1-bit, 4-bit, 8-bit SD bus mode and SPI Bus mode
-
Supports all commands/response types
-
Supports SDR12, SDR25 ,DDR50, SDR 50 and SDR104 modes
-
Supports Single byte, Single block , Multi –block(finite and infinite) transfers
-
Supports command queue
-
Supports suspend and resume
-
Supports read wait
-
Supports card detection
-
Fully synthesizable
-
Static synchronous design
-
Positive edge clocking and no internal tri-states
-
Scan test ready
-
Simple interface allows easy connection to microprocessor/microcontroller devices
-
Optionally UHS - II support can be added
Deliverables
-
RTL design in Verilog.
-
Lint, CDC synthesis script with waiver files.
-
Lint, CDC synthesis reports.
-
IP-XACT RDL generated address map.
-
Firmware code and Linux driver package.
-
Technical documentation in greater detail.
-
Easy to use Verilog test environment with Verilog test cases.
