The PLL IP is a high speed, wide range, integer PLL with small physical area. PLL is designed to multiply an input clock signal by an integer 40 and 50. The output is 2.5GHz with 50% duty cycle with quadrature phases.
