SoC 白盒IP设计

Visit us at MWC

Feb 25 - 28 Barcelona

MIPI CSI 3 Host Controller IP


The MIPI Camera Serial Interface 3 (CSI-3) is an interface between a Camera and a host processor baseband application engine. This interface, defined by MIPI Alliance, uses Unipro and MPHY for Link and PHY layers respectively. CSI-3 Host is the command encoding and pixel decoding logic between the Application processor and UniPro. The CSI-3 Host IP supports two C-Ports for pixel data and one C-Port for attribute transfer. In the CSI-3 Host, the pixel data from UniPro, along-with CDP data is processed at C-port level, and subsequently the image is processed before being sent to the Application Processor. The control flow, being opposite to data flow, is initiated by the application processor, to configure UniPro, and MPHYs downstream in both Host and Device sides, and also CSI-3 Device. The MIPI CSI-3 Host along with our MIPI UniPro, MPHY and our MIPI CSI-3 Device provide a complete solution for a camera application.


    • Compliant with MIPI CSI-3 Spec v1.0
    • 1 C-port for CPC and 2 C-ports for Pixel/Embedded Data
    • CPC GET/SET/Notify/Response PDU Supported.
    • Mandatory Gettable/settable properties of all attributes.
    • End-to-end Support for CPC Packets.
    • Round Robin arbitration for multiple VCIDs.
    • Tx Buffer Overflow Management
    • Preemptive frame handling
    • Embedded data during Vertical Blanking period supported
    • 2 source pixel data interleaving


    • FPGA Validation
    • Highly Modular and Scalable Design
    • Active Low Asynchronous Reset


    • RTL Code
    • Verification Environments
    • Test suites
    • Synthesis Environment and Scripts
    • Design Guide
    • Verification Guide
    • Synthesis Guide

T2M提供高质量的已验证IP,包括各种模拟/混合信号,RF,数字和SW系统的解决方案。可用于通信,消费类电子和计算机产品的关键组成部分,包括IoT系统,可穿戴设备,蜂窝电话,平板电脑,M2M,RCU,机顶盒,电视机,DVD播放器和PC芯片组。 无论是fab工厂的工艺 /节点的移植还是特定的系统功能,T2M所提供的IP可以进行设计定制化修改以适合客户的具体要求。