Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M › › GDDR3 Controller IP

GDDR3 Controller IP

Description

GDDR3 interface provides full support for the GDDR3 interface, compatible with GDDR3 specification and DFI-version 4.0 or 5.0 Specification Compliant. Through its GDDR3 compatibility, it provides a simple interface to a wide range of low-cost devices. GDDR3 IP is proven in FPGA environment. The host interface of the GDDR3 can be simple interface or can be AMBA AHB, AMBA AHB-Lite, AMBA APB, AMBA AXI, AMBA AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or Custom protocol.

GDDR3-Controller-silicon-proven-ip-provider-in-china

 

Features

  • Supports GDDR3 protocol standard GDDR3 Specification.
  • Compliant with DFI-version 4.0 or 5.0 Specification.
  • Supports all the GDDR3 commands as per the specs.
  • Supports up to 16 AXI ports with data width upto 512 bits.
  • Supports controllable outstanding transactions for AXI write and read channels
  • Supports in port arbitration and multi-port arbitration.
  • Supports user programmable page policy.
  • Closed page policy
  • Open page policy
  • Supports Error Checking and correction (ECC).
  • Supports retry on ECC error, with retry limit user controllable.
  • Supports high clock speeds in ASIC and FPGA.
  • Supports low latency for write and read path.
  • Supports reordering of transactions for higher performance.
  • Supports for programmable clock frequency of operation.
  • Supports for all types of timing and protocol violation detection.
  • Supports for All Mode registers programming.
  • Supports for 8 bank operations.
  • Supports for Nominal and dynamic on-die termination (ODT) for data, strobe and mask signals.
  • Supports for Bidirectional differential data strobe.
  • Supports for Programmable Burst length:4,8.
  • Supports for Programmable sequential/interleave burst mode.
  • Supports for Programmable CAS Read latency.
  • Supports for Programmable CAS Write latency.
  • Supports for Selectable BC4 or BL8 on-the-fly (OTF).
  • Supports for Self-refresh mode.
  • Supports for Automatic self-refresh (ASR).
  • Supports for Write leveling.
  • Supports for Multipurpose register.
  • Supports for Write data mask function.
  • Supports for Output driver calibration.
  • Supports for On-die termination (ODT).
  • Supports for input clock stop and frequency change.
  • Fully synthesizable
  • Static synchronous design.
  • Positive edge clocking and no internal tri-states.
  • Scan test ready.

Deliverables

  • The GDDR3 interface is available in Source and netlist products.
  • The Source product is delivered in plain text Verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.
Request Datasheet