Description
A high-performance 32-bit RISC-V embedded-level CPU IP. Supports RISC-V 32 GCB(P), Zicond and Smepmp extensions. Compliant with the ISO-26262 automotive safety standard and supports ASIL-B automotive safety certification.
Sight: Provides waveform debugging tools to give users easy insight into key signals within the CPU

Features
-
ISA: RV32IMAC(B)(FDZfh)(P)(Zicond)
-
Modes: Machine-mode, Supervisor-mode, User-mode
-
Security:
-
PMP region can reach up to 16, supporting PPMA
-
SPMP region can reach up to 16
-
Pipeline: 6-stage superscalar in-order pipeline, with Branch Predictor
-
TIM: ITIMand DTIM, with configurable sizes from 0KB to 128MB, ECC optional
-
L1 I$: Configurable size (0KB-128KB), ECC optional
-
L1 D$: Configurable size (0KB-128KB), ECC optional
-
Interrupt: CLIC interrupt controller, supports up to 1008 interrupt requests and non-maskable interrupt (NMI)
-
DSP: Supports SIMD (Single Instruction Multiple Data) instruction, and full RV32P
-
FPU: Supporting RISC-V Zfh half-precision, single-precision and double precision floating-point
-
Debug:
-
Debug module: supports JTAG/cJTAGand SBA (System Bus Access Port)
-
Trace module: supports RISC-V Nexus Trace
-
Bus Interface:
-
Memory Port: 64-bit read-only AXI master interface
-
Peripheral Port: 32-bit AHB-Lite master interface
-
Front Port: 64-bit AXI slave interface, used for external access to ITIM and DTIM
-
Flash Port: 64-bit AXI master interface
-
CoreMark (CoreMarks/MHz): 5.79
-
Dhrystone Legla (DMIPS/MHz): 2.55
Application
-
Automotive
-
Robotics
-
High-speed storage systems
-
Industrial control, etc
Deliverables
-
Synthesizable RISC-V CPU IP core
-
Simulation Environment with test case demo
-
IP User Manual/ Integration Manual/ Simulation Manual/ Functional Safety Manual (if support)
-
FPGA Development Board Support Package
-
FPGA board
-
User manual
-
Online technical support
-
Offline technical support
-
IDE Package
-
IDE (Windows + Linux versions)
-
User guides
-
Pre-built tool suite
-
Pre-built project demos
-
Automated debug and trace process
-
Toolchain Package
-
GCC13/GCC14-based toolchain
-
Compiler, assembler, linker
-
QEMU simulator
-
GDB debugger
-
Basic libraries
-
SDK
-
MCU SDK (EMSIS, RTOS support, RTOS interrupt nesting support, etc.) for 32-bit IPs
-
Linux SDK (Linux OS support) for 64-bit IPs