Description
The 56G SerDes Whitebox IP delivers high-bandwidth physical-layer connectivity for medium-reach networking, data-centre, storage, accelerator, and chip-to-chip applications. Implemented and silicon-proven in TSMC 7FF, the Tx/Rx architecture supports operation at up to 56 Gbps per lane and can be scaled across multiple lanes for higher aggregate bandwidth. Programmable transmit equalization, adaptive receiver conditioning, clock recovery, channel monitoring, PRBS, and loopback functions help system designers optimize signal integrity and accelerate link bring-up.
Whitebox licensing gives customers full design control, including unrestricted reuse, architectural modification, PPA optimization, internal maintenance, derivative development, and migration to another target process. The modulation mode and quantified medium-reach channel-loss target should be confirmed before publication.
Features
-
High-speed transmitter and receiver SerDes PHY
-
Supports operation at up to 56 Gbps per lane
-
Optimized for medium-reach electrical channels
-
Scalable single-lane and multi-lane configurations
-
Programmable transmitter amplitude and deemphasis
-
Multi-tap transmitter feed-forward equalization
-
Adaptive receiver equalization
-
CTLE, DFE, or DSP-assisted receive-channel compensation
-
Robust clock and data recovery
-
Automatic or firmware-assisted receiver adaptation
-
Independent per-lane rate, reset, and powerdown controls
-
Built-in PRBS generation and checking
-
Internal serial and system loopback modes
-
Receiver eye and channel-quality monitoring
-
BER-oriented diagnostic and debug capabilities
-
Channel-loss-based power optimization
-
Low-latency architecture for high-performance interconnects
-
Whitebox license with unlimited usage, complete
-
modification, derivative-development, and porting rights
-
Silicon-proven in TSMC 7FF
Deliverables
-
Verilog behaviour model (A) for simulation
-
Liberty (.db/.lib) for synthesis, STA, and equivalence
-
checking
-
CTL / CTLDB for DFT
-
SPF — Standard Test Interface Language (STIL)
-
Procedure File — for ATPG
-
LEF for APR
-
CDL for LVS connection
