Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M › MIPI › MIPI CSI-2 Rx v1.1 Controller Whitebox IP

MIPI CSI-2 Rx v1.1 Controller Whitebox IP

Description

The MIPI CSI-2 Rx v1.1 Controller Whitebox IP provides a flexible camera-interface solution for SoCs used in mobile devices, automotive imaging, industrial vision, IoT products, surveillance systems, and consumer electronics. Supporting one, two, or four D-PHY data lanes at up to 1.5 Gbps per lane, the controller receives and decodes CSI-2 image streams across a broad selection of YUV, RGB, RAW, and user-defined data formats. Configurable Pixel or AXI application interfaces simplify connection to image signal processors, video pipelines, memories, and other SoC subsystems.
 
Its Whitebox license gives development teams full control over the controller source and implementation. The design can be modified for application-specific requirements, reused without per-project restrictions, maintained internally, and ported to alternative semiconductor processes.
 

Features

  • Compliant with the MIPI CSI-2 Specification v1.1
  • Compatible with MIPI D-PHY v1.1
  • Programmable one-, two-, or four-data-lane configuration
  • Supports continuous and non-continuous DPHY clock modes
  • Supports data rates of up to 1.5 Gbps per lane
  • Supports YUV420 and YUV422 formats with 8-bit and 10-bit component depths
  • Supports RGB888, RGB666, RGB565, RGB555, and RGB444 formats
  • Supports RAW6, RAW7, RAW8, RAW10, RAW12, and RAW14 image data
  • Supports user-defined CSI-2 data types 64-bit pixel-data alignment
  • Selectable register configuration through a generic parallel interface
  • Configurable application-side Pixel or AXI interface
  • Modular and layered controller architecture
  • Clearly separated clock domains with extensive clock-gating support
  • Active-low asynchronous reset support
  • Whitebox license with unlimited usage, full
  • modification, derivative-development, and process-porting rights. 
Deliverables
  • Verilog behaviour model (A) for simulation
  • Liberty (.db/.lib) for synthesis, STA, and equivalence
  • checking
  • CTL / CTLDB for DFT
  • SPF — Standard Test Interface Language (STIL)
  • Procedure File — for ATPG
  • LEF for APR
  • CDL for LVS connection
Request Datasheet